Introduction
The classical DCeDC step-up (boost) power converter drastically suffers the restricted output-voltage due to the transfer gain ratio. Both output-voltage and efficiency are further reduced due to the self-parasitic behavior of the power circuit components. Moreover, two sensors (voltage and current) which are essential for control algorithm, increases the complexity and overall cost of the system when subjected to high-voltage applications [1e4] . Voltage-lift technology (i.e. additional passive (inductor/capacitor) components inclusion), implemented in power circuit design of electronic components is integrated to DCeDC power circuit system recently [1e8] . This provides an opportunity to design extra high-voltage (EHV) DCeDC power circuit, which actually derived from classical DCeDC buck power converter configuration [9e11] .
Alternate solutions are also found in literatures to increase the output voltage, particularly on isolating the load side in order to ensure high-voltage operation of the DCeDC converter [12e14], while others were focused on [15e18].
▪ The boot-strap capacitors ▪ Power-conditioning circuits ▪ High-frequency transformers
The main drawback of these HV power converters are reduced efficiency and increased ripple in output waveforms. Although the isolated DCeDC power converters operate safely in HV applications, yet they are costlier and bulky in size due to inclusion of transformer. Furthermore, in case of utilization of the dynamically slow systems such as battery and fuel cell, the overall efficiency and the response of the system will be decreased in comparison to transformer-less configuration.
The performance of the proposed EHV power circuit is advantageous in comparison to classical DCeDC configuration [1, 2] as: The numerical simulation software (Matlab/Simulink) model of the entire converter system based on governing equations is used for the operational modes of EHV power circuit unit and the analytical development of the entire system. The hardware prototype is implemented with complete controller algorithm written in TMS320F2812 processor. Analyses are carried out on both line and load variations to determine the performance of the whole EHV DCeDC converter system. Numerical simulations with experimental verification results provided in this paper matches closely with the analytical predictions.
EHV boost power converter configuration
EHV DCeDC boost power circuit diagram shown in Fig. 1(a) Fig. 1(a) indicates the voltage and current flow directions in the circuit. When the circuit operates in the continuous conduction mode, it is assumed that all components are ideal and capacitors are large enough. The load voltage (V 0 ), load current (I 0 ), supply voltage (V 1 ) and supply current (i 1 ) of the power circuit are depicted in the same Fig. 1 (a) and its complete analytical predictions are provided in the next section. Fig. 1(b) explains and provides the details about the instant at which the switch S is turned ON and its corresponding equivalent circuit. At this moment, the instantaneous input current (i 1 -source current) gets equal to sum of all capacitor and inductor currents except i C0 and i C1 . The load current (I O -load) flows through the circuit depending on the summation of the battery supply voltage V 1 and the capacitor voltage V C . In this circumstance, the capacitors C 2 , C 3 and C 4 are charged by the input voltage and increase all inductor currents. Fig. 1 (c) represents about the instant at which the switch S is turned OFF and its corresponding equivalent circuit. The instantaneous input current (i 1 -source current) equals to zero at this interval. The inductors present in the voltage-lift part which is located on the left-hand side of capacitor C (L 1 , L 2 , L 3 and L) store the energy, while the capacitor C 2 , C 3 and C 4 discharges the stored energy. Therefore, corresponding directions that are leading to charge the capacitor C are shown in the Fig. 1(c) . At this situation, the current (i L0 ) flows through the load over the inductor and decreases the current with all the inductors. In steadyestate condition, the average inductor voltage will exist over a period as given below:
Analysis of converter operating modes
When switch Sis turned ON, the circuit voltages appear as:
that also yields:
It should be noted that, the inductor current I L is increased during the period when the switch S is turned ON and is decreased during switch S is turned OFF. Therefore, the voltage components V 1 as well ÀV L-OFF , which actually predicts the voltages across the inductor L as:
Whereas, the voltages across inductors (L 1 , L 2 and L 3 ) are determined as:
The capacitor voltage V C and output voltage V 0 are analytically predicted from Fig. 1 (c) as:
Gain transfer ratio of output current and output voltage are predicted as:
( 1 4 ) Finally, the average voltages and currents are described as:
) Table 1 Comparative performances emphasis the proposed DCeDC boost power converter with classical boost power converter. Table 1 explains the comparison between the EHV DCeDC boost proposed converter with the classical DCeDC boost converter with respected to voltage-life transfer gain k for better clarification. In addition, Table 2 proves the efficiency of the proposed power circuit in comparison with the classical DCeDC boost converter. It is noted that the classical one varies its output voltage from 1.11 V to 90 V with the set duty ratio k variation ranges from 0.1 to 0.9 and battery input voltage is 10 V respectively, while the proposed power circuit varies its output voltage from 44.44 V to 400 V. Fig. 2 shows the closed loop P-I controller scheme for the power circuit and notably consists of one voltage sensor feedback without having any additional sensing unit for current. The feedback signal obtained from the DC load voltage is then compared with the set reference voltage V dc. Hence the obtained error between the set reference and feedback signal is applied to the P-I controller to compensate the available error. The manipulated signal provided by the P-I controller defines the set duty ratio k for pulse-width modulation (PWM) generator. The achieved set duty ratio k is then compared with the high frequency ramp-signal to provide controlled pulses for the static switch S. The controller parameters (P-proportional gain, I-integral gain) are fine-tuned to get the set reference DC voltage under different perturbation conditions. The P-I regulator transfer function are given by G (s) ¼ 0:065011ðsþ9000Þ s (simulation) and G (s) ¼ 2:8ðsþ12000Þ s (hardware), parameter are obtained based on bode plot technique and design concepts provided by [10, 20] . Table 3 , indicates the parameters taken into account for the numerical simulation test as well as experimental verifications. Inductance and capacitance values are determined with respect to the criteria of 5% (<2 mV) output ripple requirement as per IEEE standards [1, 19] .
Converter type Output voltage (V
0 ) (Volts) Output current (i 0 ) (Amps) Classical converter V 0 ¼ [k/(1 À k)]$V 1 i 0 ¼ [(1 À k)/k]$i 1 Proposed converter V 0 ¼ [4/(1 À k)]$V 1 i 0 ¼ [(1 À k)/4]$i 1i L1 ¼ i L2 ¼ i L3 ¼ i L þ i L0 ¼ [1/(1 À k)]i 0 .(20)
Implementation and analysis of proposed DCeDC boost converter a) Simulation and experimental results
Figs. 4 and 5 shows the simulated and experimental results at the rated condition of the set reference output voltage 120 V with the load resistance of 44U and duty ratio k ¼ 2/3 (constant) of the proposed EHV DCeDC power converter. It is observed from the experimental result that the output voltage is slightly lower than the set reference and settles at 119.8 V with the negligible loss of 200 mV, which is caused by the self-parasitic effects of power circuit that is practically appreciable. This confirms that the output voltage closely matches (simulation/experimental) and verifies the prediction given by Eq. (12) at k ¼ 2/3.
Correspondingly, Figs. 6 and 7 shows the output currents such as the simulated (2.7272 A) and experimental (2.722 A) observed. Obviously a small deviation is noticeable with the experimental result, as explained above due to the parasitic effects, which verifies the prediction given by Eq. (13) and satisfies the power-circuit laws.
Figs. 8 and 9 shows the output voltages where both the simulated (120 V) and experimental (119.8 V) results are obtained under same line and load perturbation condition. It is noticed that the output voltage stabilized at 0.005 s (simulated) and 0.625sec Although the load resistance varies from 48 U to 44 U in the same analytical testing, the output voltage retains the same value of 120 V (set reference) in simulation and settles at 0.005 s, whereas the 119.8 V experimental result settles at 0.850 s as shown in Figs. 8 and 9 respectively. It is observable from experimental test, that the settling time required are little higher than simulated ones due to the parasitic effects. However, the output voltages of both the simulated and experimental results closely match and thereby verify the prediction given in Eq. (12). Figs. 10 and 11 correspondingly depict both the simulated and experimental output currents under the same line and load perturbation conditions. As expected both the simulated (2.5 A) and experimental (2.495 A) output currents remain the same value irrespective of variation in DC input voltage (battery) from 10 V to 9 V which settles at 0.005 s (simulated) and 0.625 s (experimental) respectively. Furthermore, if the load resistance is varied from 48 U to 44 U, load current increases from 2.5 A to 2.7272 A which gets settle at 0.005 s in the simulation, where as in the experimental study it increases from 2.495 A to 2.722 A and gets settle at 0.850 s. It is observed that the settling time slightly higher in case of experimental result due to self-parasitic nature and thereby it is practically appreciable. In addition, in this case both the simulated and experimental results closely match and thereby verify the prediction given in Eq. (13) by satisfying the power-circuit laws.
Further, a complete set of performance outputs obtained from numerical simulation and experimental tests are summarized in Table 4 . All operating conditions (duty cycle variation k ¼ 0.1e0.9) the converter performed with efficiency of 100% in simulation and 99% in experimental test with reduced ripple content of 0.22% in simulation and 0.43% in experimental test at the outputs is observed. Finally, the both simulation and experimental test parameters, the output voltage (V O ), output current (i O ) and efficiency (h) from the Table 4 are shown in three-dimensional (radar plot) view given by Fig. 12 , to confirms the results (simulation/experimental) obtained are very closely matched.
Complete investigation test confirms that the proposed converter produce high efficiency, due to the fact that inclusion of additional passive (L, C) components. This actually reduces the several parasitic effects (L, R, C, and MOSFET switching, conduction etc.) [21] , i.e. losses and increases the voltage transfer ratio gain k, which is actually proved in Eq. (12) . It is verified by the generated outputs of hardware prototype having losses in the range of milliamplitude which is practically appreciable. Also, DSP has its own sampling rate to interface with external hardware modules in real time, still the outputs settles less than 1 s in all investigated test.
b) Power Loss Analysis of Proposed DCeDC Converter
In literatures, the parasitic effects due to inductance are neglected in investigations of DCeDC converters. Hence, the RC time constant of converter is always comparable to the switching frequency to attain high efficiency. Therefore, the small parasitic inductance is considered, the results could differ and the inductance connected in the circuit, the current can be expressed by the following equation [21] :
where, V O is the initial voltage difference between the voltage source and the voltage across the capacitor. By considering the parasitic inductor, the input current is given by: Bold values represent parameter taken for experimental and simulation task in closed operation. 
Further,
where, I Load þ I O and V O are the initial current and initial voltage difference between the input voltage and capacitor. The conduction loss of the circuit is directly proportional to the square of the rms value. Based on the above equations, one can easily numerically calculate the ratio of rms current over the average current based on the different parameters, and from which the loss can be calculated. The conduction losses of the MOSFET can be calculated by:
where, I ON is the drain current of the MOSFET, when it is ON state, R DS;ON is the drain-source resistance of the MOSFET, when it is ON state. Therefore, to obtain the average value of the conduction loss, the above Eq. (24) simply multiply by the duty ratio (k) of the MOSFET. The switching losses of the MOSFET are due to the non-zero product of the drain current (I D ) and drain to source voltage (V DSS ). If the MOSFET were an ideal switch, the rise-and fall time of the current and voltage would be zero and would not have any switching loss. Then, switching losses can be calculated by: Figs. 13 and 14 depicts the variation of normalized conduction and switching loss when parasitic L changes (simulation/experimental). It is observed, that the conduction losses are dramatically reduced with variation of inductance profile (at 100 mH). Relatively, the switching loss is reduced and minimal at the resonant point (at 100 mH) and further increased with variation of inductance profile.
It is concluded that, the increasing parasitic effects of power converters can be overcome by inclusion of additional passive components (L and C i.e. voltage lift technique) within the power circuit without any additional external compensation network/circuitry [1e9,21] .
Finally, the obtained performances higher output voltage and higher efficiency, reduced % ripple and faster settling time (Table 4) , which verifies that the proposed DCeDC converter (hardware Proving exact viability for parasitic compensation and suits the high voltage industrial needs.
Conclusion
Experimental implementation of hardware prototype EHV DCeDC boost power converter based on DSP TMS320F2812 process controller is described along with the relevant theoretical validations in this manuscript. The DCeDC power converter circuit integrated with the voltage-lift technology generates a high performance output-voltage compared to the conventional DCeDC boost converter whereas the duty ratio remains the same. This approach significantly overcomes the parasitic effects and reduces ripples at the output waveforms (voltage/current). 
